The definition from SEMATECH of wafer level reliability test is a methodology to assess the reliability impact of tools & processes by testing mechanism-specific test structures under accelerated conditions during device processing. This book discusses items of wafer level reliability of CMOS devices & processes.