Discusses topics such as: start-up verification; the place for 4-state simulation; race conditions; RTL-style-synthesizable RTL; & more 'bad stuff'. This work tells you how you can write Verilog to describe chip designs at the RTL level in a manner that cooperates with verification processes.