Helps hardware engineers & firmware engineers work together to mitigate or eliminate problems that occur when hardware & firmware are not optimally compatible. This work covers topics including register layout, interrupts, timing & performance, aborts & errors. It features concepts that apply to ASICs, ASSPs, So Cs, & FPGAs.